The cost of correcting errors in the design of an embedded system's hardware components can be higher than for its software components, making it important to test as early as possible. Testing hardware components before they are implemented involves verifying the design through either formal or more commonly, simulation-based functional verification. Performing functional verification of a hardware design requires software-based simulators and verification testbenches. However, the increasing complexity of embedded systems is contributing to testbenches that are progressively more difficult to understand, maintain, extend and reuse across projects. This paper presents an aspect-oriented domainspecific modelling language for the e hardware verification language that can be used as part of a model-based software engineering process. The modelling language is designed to produce well modularised models from which e code can be generated, thereby improving engineers ability to develop testbenches that can be more easily maintained, adapted and reused. We demonstrate the suitability of the modelling language through its application to a representative testbench from the automotive semiconductor industry.
Introduction
Embedded systems are engineering artifacts that involve computation that is subject to physical constraints [1] . In our daily lives, we are surrounded by countless examples of embedded systems. For instance, vehicles contain tens of electronic components (control units, sensors, and actuators) that perform tasks ranging from the control of mechanical aspects of the vehicle, such as engine management, anti-lock brake system, suspension and transmission, to tasks such as communication, navigation, and entertainment [2] . Similarly, our homes and workplaces are full electronic devices. Such embedded systems require a high level of reliability. Consequently, the process of developing such systems and rigorously verifying their behaviour is critical [3] .
Embedded systems are typically realised as a combination of both hardware and software. The hardware elements range from a single microcontroller to systems containing multiple processing units, peripherals and networks. Recent advances in design automation and semiconductor manufacturing have resulted in the potential to build increasingly complicated systems that consequently are difficult to develop and test. The development process for the hardware components of such systems is constrained by a need to test early because of the increased cost of correcting bugs after hardware has gone into production [4] . The accepted practice is to test before implementation by performing functional verification of the design [2] .
In the case of embedded systems that are realised in hardware, Bergeron reported that 70% of system design time is spent on verification [5] , while in 2007, Li et al. asserted that up to 80% of design costs in many circuit design projects are due to verification [6] . The primary method of functional verification of hardware is to perform dynamic, simulation-based verification using testbenches written in domain specific verification languages [7] . These languages include, VHDL, Verilog, e and OpenVera [8] , but may also include external data files or C routines [5] .
The growing complexity of verification environments can be attributed to the increased state space of more complex hardware designs [9] . In fact, it has been shown that verification complexity rises exponentially with hardware complexity [10] . In embedded systems design, this problem is commonly referred to as the 'productivity gap'. As complexity grows, the productivity gap is the difference between hardware capacity and engineering output [11] . With such a large proportion of design time spent on verification, reducing the productivity gap requires verification engineers to: 1) increase the reusability of hardware verification testbenches; and 2) work at higher levels of abstraction.
There have been a number of recent efforts to address the problem of reuseability in functional hardware verification [12, 13] . However, reusing verification IP is challenging, not least because of incompatible methodologies from single vendors targeting single verification environments, poorly documented verification code and a need to customise verification code provided by third parties. In addition, many testbenches have evolved over years, developed by different teams at different sites, with many layers of new functionality added over a period of time, with knowledge lost along the way through incomplete documentation [14] .
The second approach to increasing productivity is to work at higher levels of abstraction, where reusing code is made simpler by hiding implementation detail. In the past, this approach has been used to enhance the productivity of embedded systems designers by allowing them describe an object (for example, a logic gate made of transistors) using a model where some low-level details are ignored. By applying this approach, digital electronic design went from drawing layouts, to transistor schematics, logic gate netlists and ultimately to today's register transfer level (RTL) descriptions [2] . Similarly, verification engineers have used hardware environments that have evolved from low level C libraries to aspect and object-oriented domain specific languages for the verification of RTL designs with built in support for functional coverage measurement, constrained random generation and other verification-specific functionality. However, the volume and complexity of code is increasing, methodologies and development process do not take full advantage of the power of these languages and the use of programming paradigms unfamiliar to hardware engineers hampers their ability to understand, maintain, extend and reuse code across projects.
Modelling is gaining popularity as an approach to the design of complex systems, raising the level of abstraction at which developers work, promising improved quality and increased productivity through automation. A model is an abstract representation of a system, often diagrammatic in nature. Models are widely used as part of the design process of safety critical embedded systems to provide insights into the dynamics and algorithmic aspects of systems through simulation [4] . These simulation models undergo test and verification before designs are implemented. The increased state space of complex hardware designs means that the software-intensive verification process is also increasing in complexity. Despite this, the design of verification environments has benefited little from the use of modelling techniques and hence has seen little application of developments in the area of model-driven engineering 1 [15] . This is partly due to the difficulty in creating adequate models with support for concurrency, realtime requirements and physical properties of continuous functioning computing platforms using standard object-oriented modelling techniques [16, 17] .
Current modelling languages do not contain properties and modelling constructs targeting the hardware verification domain. Concepts such as, coverage, constrained random generation, assertion checking, simulation time and interacting with a design under test are absent from modelling languages targeting other domains. In addition, many of these properties are verification concerns that cut across the structure and behaviour of functional concerns. This paper presents a domain-specific modelling language for the e hardware verification language that can be used as part of a model-driven engineering toolset for embedded systems development. The e language is chosen as a representative verification language because of its feature set and wide use in industry. The e modelling language metamodel is implemented as an extension to UML, incorporating aspect-oriented constructs from Theme/UML [18] and design and verification constructs from MARTE [19] to help engineers organise code in a way that makes it easy to deal with the concerns they really care about in a verification environment [20] . Our model-driven approach is designed to produce well modularised, cleanly decomposed models from which e code can be generated, thereby improving engineers ability to develop testbenches that can be more easily maintained, adapted and reused. Providing for aspectoriented design at the model level makes it possible to integrate with and directly reuse existing testbenches, providing a migration path to facilitate adoption of a model-based software engineering process.
The rest of the paper is structured as follows. Section 2 provides background on the typical embedded system hardware development and verification process and tools and describes the e hardware verification language. Section 3 presents the UML2 profile for the e verification language illustrating how it can be used to model hardware verification testbenches and Section 4 describes an example where a testbench is designed using the e profile and source code is generated. Section 5 summarises related work while Section 6 concludes the paper and outlines plans for future work.
Background
To provide a sufficient context and terminology for our discussion on modelling languages for hardware verification, we start by presenting some background on verification methods and hardware verification languages.
Functional Verification Testbenches
Verification of hardware designs can be performed dynamically based on simulation, or statically based on formal techniques. In the automotive industry it is common to use both approaches, formal techniques where safety is important and simulation for the complete design as it provides coverage metrics that give the designers some assurance that the complete design state space has been exercised.
This paper concerns itself with the modelling of verification languages for the dynamic, simulation-based verification of hardware designs. Simulationbased verification is currently the primary method for functional verification of hardware and system-level designs [9] . It consists of providing input stimuli to the Design Under Test (DUT), and checking the correctness of the output response. The success of simulation has largely been due to automation through development of testbenches, which provide the verification context for a DUT.
The large proportion of design time consumed puts verification on the critical path of a design process that is increasing in complexity and cost [21] . In addition, the majority of design flaws are functional or logic related (78% and increasing) and current design processes and tools are achieving a first silicon success of only 28% with a downward trend [22] . These factors compound each other resulting in significant design challenges in building functional verification testbenches [1] . Figure 1 illustrates a typical design process in which a DUT is initially specified. From this design description an engineer produces an implementation in a hardware description language. The verification phase consists of designing a testbench architecture and implementing the testbenches and a set of testcases. Executing the testbench against a simulated design verifies the functional correctness of the hardware design [23, 24] .
Architecturally, a typical testbench consists of a generator of input stimuli, a checker or monitor for checking output response and a coverage analyser. In addition, depending on the component being verified, portions of the system may be simulated as part of the testbench to address issues related to system-level integration and the effects of distributed concurrent computation (for example, data buses). The testbench development process can involve many engineers with limited cross-over between teams writing verification testbenches and teams implementing the design.
Hardware Verification Languages
Functional verification testbenches are typically written in domain specific verification languages such as VHDL, Verilog, e and OpenVera [8] , but may also include external data files or C routines [7, 5] . These languages have verification-specific constructs as primitives and built-in capabilities to per-form pseudo-random test generation. The e hardware verification language is one such domain-specific programming language that was developed in 1997 by Verisity Design (subsequently acquired by Cadence Design Systems [25] ) as part of their Specman tool [26] . e was standardised as IEEE 1647 [27] and a second revision of the standard was published in 2008.
This paper adopts e as the verification language on which to base a domain specific modelling language so that familiar verification constructs could be carried over into the modelling language, making it easier for verification engineers to adopt modelling as part of their development process and ultimately to transition to a model-driven development process. In addition, e is a flexible language with growing tool support [8] and is used by our collaborators in the automotive semiconductor industry, providing a source of early industry feedback on our work. By initially focusing on a single verification language it is possible to support current development techniques in terms of design and verification language, reducing the burden of learning a new set of tools and languages [28] .
In providing support for the development of testbenches, e brings together concepts from several languages [29] and
• has a basic object-oriented (OO) programming model with automatic memory management and single inheritance in a similar manner to Java;
• uses native constructs to modularise concerns that cut across others using aspects;
• supports constraints as object features, using constraints to refine object models. The execution model resolves the constraints, picking random values that satisfy the constraint set;
• is strongly typed, like Pascal and Modula;
• has concurrency constructs for hierarchical composition, similar to hardware description languages such as Verilog and VHDL; and
• contains temporal logic constructs that borrow from linear temporal logic and interval temporal logic.
As a testbench language, e provides many constructs related to stimuli generation, such as specification of input constraints and facilities for data packing, as well as for assessing simulation coverage. All variables are assigned a random value unless either marked as not generatable or constrained to be a specific value. e contains constructs that support monitoring and checking the response of the DUT. In addition, there are constructs to support assessment of the functional coverage of the DUT (as opposed to simply the code coverage).
An Aspect-Oriented Model-Driven Approach
This paper presents a modelling language for the e hardware verification language that can be used as part of a model-based software engineering process for embedded systems development, raising the level of abstraction at which developers work, promising improved quality and increased productivity. Modelbased software engineering (MBSE)
2 is an approach to software development that focuses on the production of high-level models that are used as the basis for automating system implementation. The fundamental notions behind MBSE are to raise the level of abstraction of software specifications away from underlying implementation technologies and to automate the transition from design specifications to corresponding implementations [30] .
Aspect-Oriented Design
The e hardware verification language (and Vera 6.2+) supports aspectoriented constructs, which must therefore be supported by modelling tools. Before we present the design of our domain-specific modelling language, we provide a brief introduction to aspect-oriented design and modelling 3 in the context of its improvements in support for modularisation over the object-oriented paradigm.
Object-Oriented Programming (OOP) offers a "separation of concerns" that allows designers to break down a program into distinct parts. Each of these parts, be they classes, packages, components, etc., are designed to encapsulate all the code related to a single concern. However, object-oriented decomposition results in developers having to work on many concerns at once as secondary concerns crosscut the primary decomposition resulting in modules that overlap in functionality. Allan et. al. presented a simple example of a single task from a class used to manage a DMA controller [33] . In his example, he showed how code for tracing the execution of the program, handling errors, checking input and accessing shared resources was scattered throughout the code dealing with the tasks intended function. The code dealing directly with the task's intended function is referred to as the dominant concern and the remaining code belongs to secondary cross-cutting concerns.
Aspect-Oriented Programming (AOP) offers a new construct, an aspect, that can be used to encapsulate these crosscutting concerns in a way that minimises the overlap in functionality between modules [31] . Dominant concerns are coded using OOP as before and aspects are used to code cross-cutting concerns and integrate them with the dominant concerns. Studies have shown that AOP improves the degree to which crosscutting concerns are separated in software, improving maintainability and developer productivity [34, 35, 36] .
The AOP features of the e language give it the power to significantly simplify and accelerate the development of reusable, automated, verification environments [20] . However, aspect-based techniques in e are rarely considered at design time as a way of modularising code. Instead, aspect-oriented features in e are often used to add new features to existing code without having to intrusively modify the code base. This can, in part, be attributed to published methodologies [37, 26] , verification IP [38, 13, 12] , tutorials [39, 40] and best practice guidelines [41] on testbenches design from industry.
Reasoning about decomposition becomes simpler at higher levels of abstraction [42] . For this reason the aspect-oriented paradigm, when applied at the model level and with the existing support of underlying verification languages, can contribute to a more productive functional verification process. It has been reported that hardware verification testbenches lend themselves to aspect-oriented design as they commonly contain concerns that cannot be cleanly modularised with object-oriented methods alone [43, 33, 17, 44] . Furthermore, aspect-oriented design complements the MBSE approach by facilitating the partitioning of models along aspect boundaries, providing a single view of each concern. However, integrating MBSE and AOP requires modelling conventions for expressing crosscutting concerns at the model level. This paper presents a verification testbench modelling language based on extensions to Theme/UML, an aspect-oriented modelling language [18] .
Model-Driven Theme/UML
Theme/UML facilitates graphical modeling of concerns in an extended version of UML, the object-oriented analysis and design language from the Object Management Group. Theme/UML add constructs including a new type of classifier called a theme and three integration strategies -merge, bind and override, to UML. These UML constructs are implemented as a UML2 profile, facilitating the tagging of UML models with information that indicates where functionality belongs to an aspect and how aspects are related to each other. The theme construct is based on the standard UML package and encapsulates the design specification of a base or aspect concern. Base themes are modelled using the standard UML process and any of the available diagram types. An aspect theme is one that encapsulates a crosscutting concern and is designed relative to abstract templates. In the current version of Theme/UML, sequence diagrams are used to specify when and how the templates interact with the base themes.
Theme/UML supports compositional constructs to cater for both overlapping and crosscutting relationships between themes. A merge integration strategy is used between two or more themes to produce a single theme containing the union of the merged themes. A bind integration strategy facilitates composition of aspect themes with base themes e.g., specification of how cross-cutting embedded systems concerns are composed with core functional concerns. Bind composition relationships relate aspect themes template operations to triggering base operations by means of a sequence diagram. The third kind of integration strategy is called override and deals specifically with overlapping specifications where the design specification of one theme is denoted to override that of another.
In addition to the profile, a set of tools have been developed to support a MBSE process based on Theme/UML. These tools facilitate modularised design with Theme/UML and subsequent model composition and synthesis to source . The tool suite and process was originally designed to support development of applications for deployment on smartphones but has been extended to support transformations to other embedded software platforms by offering synthesis to C code [46] . Figure 2 illustrates the Model-Driven Theme/UML development process. The process contains three distinct phases that are titled based on the activities of the developer during each phase.
The first phase involves system modelling via specification of base concerns, aspect concerns and composition relationships in Theme/UML. The second phase involves composition of the models specified during the modelling phase to produce a composed, platform-independent standard UML view of the system. The transformation phase performs a template-based model-to-text transformation using an open code generation technology called Xpand, part of the Eclipse Modelling, Model To Text Project 4 . In collaboration with Infineon Technologies, we have analysed the challenges in modeling hardware verification environments, using the Theme/UML MBSE process [14] . Theme/UML is a natural fit to modeling e testbenches because of its aspect-oriented approach. However, when applied to verification, the extended Model-Driven Theme/UML approach has been found to be deficient in a number of areas. Specifically, temporal concerns, runtime constrained composition, constraints and type extension could not be easily modelled. This paper contributes, a new profile for the e verification language that supports aspect-oriented design using Theme/UML and a model-based software engineering process based on the model-driven Theme/UML process and tools.
Modeling the e Language
This section presents the e UML2 profile, a collection of extensions that collectively customise UML for the hardware verification domain. The following requirements have been identified for extensions to standard UML. These requirements are derived from the e language reference model [27] and literature on best practice in metamodel design [47, 48] .
• Aspects: Aspect constructs in e have different semantics than languages like AspectJ. Theme/UML pointcuts are modelled when a theme template is bound to a set of triggers in the base themes. This method of specifying aspect composition is more powerful than is required by e, which has only three types of join point and permits only a single join point per advice.
• Modularity: The e language does not impose strict rules on how aspect and object-oriented code should be packaged. The modelling language should enforce its own packaging rules to organise code so that aspects and object-oriented code can be easily navigated and to facilitate the mapping from aspects to files as proposed by Robinson, [20, pg. 75, chap. 3].
• Reuse: It is required that lightweight metamodelling approach is taken to allow the reuse and specialisation of existing profiles. This will also reduce the effort required to build and integrate a consistent toolchain for MBSE.
• Type System: Support must be provided for scalar sub-types. These types are created in e using a scalar modifier to specify the range or bit width of a scalar type. In addition, these modifiers can be applied to enumerated scalar types.
• Encapsulation: There are two types of object in e, a struct and a unit. Structs roughly correspond to objects in other programming languages and units differ in that they are bound to a component in the DUT.
• Inheritance: Two types of inheritance must be supported, like and when. Like inheritance is the classical single inheritance familiar to users of all object-oriented languages. When inheritance is a concept unique to e and is specified by defining sub-types with when struct members, supporting multiple orthogonal sub-types based on field values.
• Physical Fields; Fields can be either physical or virtual. Physical fields represent data to be sent to the DUT and may be automatically generated or not. Attributes attached to fields define the behaviour of the field when copied or compared.
• Behaviour: Operations can be time consuming or non-time consuming. Time consuming operations are triggered by events that are defined based on a simulator clock.
• Concurrency: Behavioural actions exist to control concurrent execution of time-consuming methods.
• Constraints: Constraints define the legal values of data items. There are two basic types of constraints: Hard constraints must be met or an error is issued; Soft constraints suggest default values but can be overridden by hard constraints.
• Events: The e language provides temporal constructs for specifying and verifying behavior over time. All e temporal language features depend on the occurrence of events, which are used to synchronise activity within the simulation environment.
• Temporal Behaviour: The environment interprets and guarantees temporal behaviour rules. These rules are also used to define events based on simulator clocks and must be modelled.
• Coverage: Coverage groups are struct members that contain a list of data items for which data is collected over time. This data is analysed by developers to determine design coverage for tests.
• Simulation Constructs; Verification languages typically expose a simulator interface through constructs built into the language.
• Pre-defined Elements; The e verification language contains a range of predefined types, structs, events and error handlers which must be modelled.
The domain specific abstractions, highlighted in our requirements, have been implemented as extensions in a UML2 profile. Profiles are UML's mechanism for lightweight extension where each extension of an element from the UML2 metamodel is captured by a stereotype. Each stereotype definition can be associated with properties that make sense for the domain targeted by the profile. Stereotypes are then used at the modeling level as annotations on model elements.
A systematic approach was taken to the design of the e UML2 profile. Following advice from the literature [48] , we used the e reference model [29] as conceptual model from which entities could be extracted and transformed into stereotypes. For example, the reference model defines e constructs as belonging to categories that determine how the constructs can be used. Examples of these categories are Struct Members and Actions with Struct Members being constructs that are contained within a Struct such as, fields, methods, subtypes, constraints, coverage and temporal declaration. Our modelling language includes a Struct stereotype that is an extension of the UML2 Class metaclass. Struct Members are introduced as NamedElements that are related to Structs Other e specific constructs, such as, field parameters are defined as tags (stereotype properties). For example, e supports parameters (i.e. physical or generated ) that can be attached to fields to indicate how the fields interact with the simulation environment during verification. These parameters are modelled as attributes of the StructMember stereotype.
The e UML2 profile inherits features from both Theme/UML and the OMG UML profile for Modeling and Analysis of Real-time and Embedded systems (MARTE) [19] . MARTE is a UML profile that supports specification of realtime and embedded systems. In addition to functional design, this profile adds constructs to describe the hardware and software (for example, OS services) resources and defines specific properties to enable designers to perform timing and power consumption analysis. MARTE packages features into individual sub-profiles allowing one to import only the parts of the profile that are required.
The e profile extends and reuses elements from the Time and Value Specification Language (VSL) (See Figure 3) . These constructs are reused to specify constructs such as concurrency and synchronisation and to attach quality attributes and model simulator clocks. For example, the MARTE TimeEvent stereotype from the Time sub-profile is used as a basis for modelling e events and their associated actions. In addition, MARTE's TimedElement is the basis for defining constructs to represent e's time consuming methods. From the VSL sub-profile we have reused MARTE's IntervalType to define scalar data type range modifiers in e.
The e profile itself is divided into three packages: the Core package contains model elements corresponding to e language constructs; the Verilog package; and the VHDL package contain simulation related constructs (statements or unit members that expose functionality simulator). Figure 4 illustrates some of the core UML extensions in the profile 5 . Classes with the e:: prefix belong to the e profile. The main structural entity in the profile is e::Module, an extension to ThemeUML::theme which in turn is an extension to the uml:Package UML 2.0 metamodel element. Figure 5 illustrates how the Theme/UML profile is reused and extended to support e's aspect-oriented constructs. Theme/UML's profile extends the UML 2.0 metamodel uml::Dependency class to add a bind attribute. This new relationship is intended to model a bind relationship between base and aspect themes. The e profile further refines the ThemeUML::bind stereotype by extending it with the e::Extend stereotype. This stereotype models an aspect-oriented extension and has two attributes, the struct subtype to support conditional extension and an advice type attribute of type uml::Interaction. The profile includes three predefined uml::Interaction instance that model the possible advice types in e. Figure 6 shows the sequence diagram for one of these instances of uml::Interaction, isFirst.
The isFirst advice type indicates that the aspect behaviour should be executed before the base behaviour at a join point. This is illustrated in the sequence diagram where the aspect behaviour is called first, followed by the base behaviour before the operation returns. These interactions serve as a shorthand for modelling the aspect-oriented constructs of e. To use Theme/UML directly without this extension would require composition behaviour to be specified in a unique sequence diagram for every piece of advice. The one to one mapping from advice to join points in e would result in many diagrams, limiting the scalability of the approach. Figure 7 illustrates how a developer would apply these aspect-oriented concepts to a UML model using the e profile. In this example two modules contain objects that are related through an aspect-oriented extension. In this case the pkt msg() operation in the base modules Packet object is extended by the method of the same name in the eth module using the isFirst advice type. This construct should be interpreted as, at runtime, the pky msg() behaviour in the eth module should be executed before the pky msg() behaviour in the core module. A more complex example of this behaviour is illustrated in Section 4.
The following modifications to Theme/UML are specified to facilitate the modelling of the aspect-oriented constructs in e:
1. Composition relationships are represented by curved, dashed lines between elements to be composed. All composition relationships are directional with theme precedence being inferred from relationships direction. 2. Override integration must be specified explicitly in the same way as merge integration. 3. Each element named in a match composition must appear in both modules and be of the same type. 4. Matching elements in a composition are specified as part of the composition using a list syntax (similar to template and binding specification) that supports multiple element specification using groups and wildcards. 5. Theme composition relationship is extended to incorporate an advice type tag that specifies and instance of a uml::Interaction.
The e profile also includes all e's primitive datatypes, to which the e::ScalarModifier stereotype can be applied. supports the definition of lists of symbolic constants. Like and When inheritance are modelled as stereotype extensions to uml::Generalisation. Events are modelled using the e::Event stereotype that supports the definition of a temporal expression property. Coverage is modelled using the e::Cover stereotype. In total, the profile consists of 38 unique stereotypes grouped into three sub-profiles. Entities are referenced from Theme/UML, MARTE and UML.
In addition to the stereotypes provided by the e profile, there are a number of required elements of verification environments that need to be modelled. These elements are contained within a UML model library as instances of UML elements cannot be defined within a profile. This model acts as a template for modelling e verification testbenches and contains predefined constants, error handling operations, default struct hierarchy, simulator clock models and various flags and constants that are used by the language and need to be referenced by models of verification environments.
Application
To assess the applicability of the e profile to testbench development we applied it to an example involving the reimplementation of a representative testbench from the automotive semiconductor industry. This sample testbench makes use of constrained random generation to verify the operation of a proprietary bus protocol. Architecturally, the testbench is coverage-driven and consists of multiple master and slave end points connected to the DUT via a crossbar. The testbench is designed to work with Cadence's Specman tool and interacts with a design modelled in VHDL. The goal is to explain the features of the e UML2 profile through the implementation of a realistic testbench, illustrating how the e profile facilitates testbench modularisation through separation of concerns in design and automated source code generation.
Development began by analysing the sample testbench, extracting its main features. From these features, two sets of UML models were produced using a UML editor: models of the testbench itself; and models of the test cases which constrain the testbench behaviour to exercise particular features of the hardware design. The primary requirement for a UML editor is that it supports the use of UML2 profiles and export to Eclipse Modelling Framework 6 (EMF) XML Metadata Interchange (XMI) format. Our current editor of choice is MagicDraw 16.9
7 , which is free under academic license. However, any UML editor that supports integration of profiles and export to XMI can be used.
To build the testbench models, the functionality was first divided into base or aspect concerns. In our case, because we were re-implementing a testbench for which source code existed, we could use aspect mining techniques such as clone detection and matching patterns of method calls to identify cross-cutting aspect concerns [50] . If implementing a testbench from scratch, it would be necessary to identify and group these concerns through an aspect-oriented analysis of the design [18] .
In the e profile, modules are based on Theme/UML themes and encapsulate the specification of a base or aspect concern. Figure 8 shows how base themes and aspect themes are designed by applying the Module stereotype defined in the e profile to standard UML elements in the model. Cross-cutting modules are indicated by a module dependency relationship with the Extend stereotype applied. These aspect-oriented modelling constructs should be interpreted as follows. In the case of the tb::Log module a Driver is defined with its associated attributes and operations. The Extend relationship indicates that these attributes and operations are merged with those of the Driver object in the tb::Driver module. That is, the tb::Log module is an aspect that, through identically named concepts, is composed with base classes in the tb::Driver module.
This approach ensures that the tb::Log module contains only the structures and behaviour necessary to represent the logging behaviour and the tb::Driver module contains only elements related to managing input signals for the DUT. This design illustrates how the crosscutting ReportHandler concern is cleanly modularised within the single module as opposed to occurring repeatedly throughout the code. Whereas Figure 8 focuses on a portion of the generated model, Figure 9 illustrates the full set of unique modules developed for the testbench. The relationships between each module are included showing how aspect-oriented extensions are used to keep verification testbench components loosely coupled with respect to each other. These relationships dictate how the modules are composed to form a complete testbench and how the base modules are bound to the aspect modules that crosscut them. The design decisions required to produce this decomposition are based on work by Vax and Robinson who make a case for the use of aspect-oriented design in testbench development and present a method of organising concerns in a verification environment [20, 17] .
Having built aspect-oriented models of the testbench in UML, the next step is to synthesise source code from this model. A code generation template has been developed to perform code synthesis to e using a combination of Xpand and a collection of custom Java extensions to the Xpand language 8 . Figure 10 shows a snippet of the Xpand template designed to deal with When inheritance relationships in UML models. The template uses references to types defined as stereotypes in the e profile to navigate the UML model outputting code. The EXPAND keyword indicates that a template defined elsewhere should be applied to the specified elements. In the example, the EXPAND command is an instruction to apply the template named Operations to all contained model elements with the e::Method stereotype applied.
The code output by applying the Xpand template to a UML model developed using the e UML2 profile extensions is illustrated in Figure 11 . The UML models resulted in eleven source code files being generated in the e verification language. These files are organised in a package hierarchy that reflects the structure of the e model with each package containing many files and each file containing a single e module.
The testbench illustrates the main features of the e UML profile through the re-implementation of a testbench that is in use in industry. The e profile facilitates testbench modularisation through separation of concerns in design and automated source code generation. The aspect-oriented modelling approach is shown to ease the creation, maintainance and reuse of testbenches by making it possible to tackle common testbench scenarios that are not easily solved using OOP techniques alone [33] .
Related Work
There are a number of MBSE approaches that provide some support for modelling hardware verification testbenches. In this section related projects are reviewed that contribute to either modelling the hardware components of embedded systems or modelling functional verification environments. The value in providing models of hardware verification environments at higher levels of abstraction was demonstrated by Gluska et. al. in the development of their pre-RTL model for verification [52] . They identified verification as being on the critical path of hardware development and demonstrated how abstract modelling of designs can shorten the verification process and enhance the effective use of coverage and formal verification techniques. However, the modelling taken was textual and did not consider reusability or modularity [52] There are a set of approaches that are capable of generating UML from verification testbenches for the purpose of documenting their design. For example, the design and verification tools plugin (DVT) for eclipse by AMIQ [53] is capable of extracting a UML class diagram illustrating a set of selected structs from an e or SystemVerilog testbench. The purpose of this feature is to extract a documenting UML model that shows inheritance, associations (pointers) and class members. Diagrammatically illustrating the structure of the testbench using a tool for drawing directed graphs reduces the time it takes engineers to become familiar with a new code base and helps manage naming and code navigation. However, the UML diagrams produced do not contain any behavioural information and cannot capture the aspect-oriented constructs of the e language, making the diagrams of little use for interpreting behaviour at runtime. The transformation from code to model cannot be reversed preventing any modifications of the class diagrams being reflected in the code.
Other work by Thompson et al. goes further than simply facilitating the generation of documentation and provides some support for code generation [54] . In this case code stubs for the verification language Vera are generated from class diagrams using UML to C++ code synthesis. However, the code skeletons then need to be modified by hand to remove C++ specific artefact's and have their behaviour inserted. Because there is no Vera specific model, the transformations are not fully automated and cannot be reversed.
The UML to SystemVerilog synthesis proposed by Li et al. takes a different approach [6] . UML is extended with a profile supporting the modeling of Figure 11 : Generated e code in eclipse.
real-time systems and informally specifying verification assertions at the model level. UML state diagrams are then transformed using an intermediate XMI representation to SystemVerilog code. Both structure and behaviour are specified at the model level but the transformation is not reversible. McUmber at al. also make use of UML class and state diagrams to specify both structure and behaviour [28] . In their case VHDL specifications are generated by applying a set of rules for mapping from UML to VHDL.
These early examples of modeling hardware definition and verification languages had the ambition of reducing design complexity by raising the level of abstraction engineers work at, enabling designs so complex that they cannot be understood in detail all at once to be broken down into pieces that can be viewed and understood, one aspect at a time. However, these approaches fail to hide implementation details. Model-driven approaches, however, increase the level of automation and facilitate the specification and transformation of models at multiple levels of detail as well as reversible model to code transformations. The TestBencher Pro graphical code generator by SynaptiCAD Inc., inspired by model-driven engineering's platform independent models, provides a means to model verification testbenches independent of the verification language in use [55] . However, TestBencher Pro's timing diagram can only model a subset of the functionality required of a verification testbench.
The Embedded Systems Modeling Language (ESMoL), a language with similar capabilities to AADL [56] , was proposed by Porter et. al. as part of a suite of domain-specific modeling languages for the design and verification of embedded systems [57] . However, ESMoL did not address the specific challenges of modelling functional verification of RTL designs. A similar high level modelling approach was demonstrated by Kukkala et. al. [58] who developed a UML 2.0 profile, called TUT-Profile, introducing a set of stereotypes and design rules for embedded system structural design. Numerous other projects define modelling languages for embedded systems [59, 60, 61] . However, none of these use UML2 profiles to address complexity and reuse issues of aspect-oriented hardware verification testbenches.
Espinoza et. al. reference a number of projects that started recently and are working on modelling languages and tools for the design and verification of embedded systems [16] . The INTERESTED project is creating a tool-chain for rapid design and prototyping of embedded systems. The SATURN project is developing tools for architecture exploration, simulation and synthesis in SystemC/VHDL for hardware designs and the Lambda project intends to reconcile a number of related standards, including SysML, MARTE, AADL, and IP-XACT. These projects, yet to publish results, are not considering the use of aspect-oriented modelling to reduce design complexity by separating models into smaller more coherent pieces.
Although there has been some work in aspect-orientated and model-driven engineering of embedded systems [62, 5, 63, 32] , these approaches can not be directly applied to hardware design and verification as languages in these areas incorporate constructs that do not appear in general purpose high level languages (like C++ or Java). For example, constrained random stimulus generation, temporal assertions and functional coverage constructs. Our profile for hardware verification in the e language allows engineers to incorporate MBSE in their existing design process by adopting a domain specific modelling language with familiar constructs.
Conclusion and Future Work
Model-based software engineering raises the level of abstraction at which developers work, promising improved quality and increased productivity through automation. However, despite the increasing application of model-driven technologies to the development of embedded systems, little attention has been paid to the corresponding larger increase in complexity of verification environments. This paper has presented a new UML profile for the e verification language and a code synthesis template that facilitates its use as part of a MBSE process. This modelling language enables the design and development of verification environments at the model level, reducing the cost of verifying hardware designs and ultimately reducing the time to market for new products. The aspect-oriented modelling approach facilitates a better modularisation of the code, resulting in testbenches that are less complex and easier to maintain and reuse. In addition, the e profile supports e's aspect-oriented constructs, making it possible to integrate with and directly reuse existing testbenches, providing a migration path to facilitate adoption of a model-based software engineering process. The MBSE process supported by the e profile contributes an ability to reduce development time without sacraficing quality through automation.
A limitation of the current e profile is how close it is to the code level, requiring a good knowledge of the e verification language. The extraction of verification features and constructs that are common to all verification languages into a higher level platform independent model will facilitate the design of verification testbenches at a higher level of abstraction and will eliminate the implementation and verification language specific features that are present in the current e UML profile. This future work will further contribute to the approaches ability to reduce design complexity and provide for the portability and reuse of test cases between various verification platforms.
It was also found that the approach of reusing elements from other UML profiles has the potential to introduce additional complexity due to the diversity of elements inherited from other combined profiles. Although this problem is minimised by use of MARTE's sub-profiles it remains the case that many concepts of a sub-profile that are not useful become available to developers using our e profile. The ability to produce models that can include concepts that are misused or simply do not belong is a significant challenge. Tools are required that enforce rules limiting the available constructs to those that belong to the domain of interest and to check for model correctness.
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